

5 PROGRAMMABLE LOGIC DEVICE PARTITIONING METHOD FOR
APPLICATION SPECIFIC INTEGRATED CIRCUIT PROTOTYPING

10 BACKGROUND OF THE INVENTION

Field of the Invention

15 The present invention relates generally to application specific integrated circuit prototyping, and more particularly to partitioning an ASIC into multiple programmable logic devices.

Description of Related Art

20 Typically, a field programmable gate array (FPGA) was used in prototyping an application specific integrated circuit (ASIC). However, a complex ASIC does not fit into a single FPGA despite the fact that FPGA capacity has grown exponentially in recent years.

25 To prototype a complex ASIC design, multiple FPGAs, typically mounted on a printed circuit board, must be used. When different blocks of the ASIC are programmed in different FPGAs, the interface signals between the ASIC blocks become chip-to-chip interconnects on the printed circuit board.

30 Fig. 1 is a block diagram of a block-based ASIC architecture with block A 110, block B 120, and block C 130 communicating with each other via a communication block 140. Communication block 140 could be a switch fabric or a bus.

35 Block A 110, block B 120, and block C 130 typically share a common interface protocol to

communicate with communication block 140. If, for example, communication block 140 is a PCI bus, block A 110, block B 120, and block C 130 all have the same PCI interface logic.

5 Unfortunately, the number of interface signals between the ASIC blocks can easily exceed the FPGA package pin count. In cases where the FPGA package pin count is sufficient, the signal routing on the printed circuit board becomes very difficult and expensive. If
10 there is a logic error in programming one of the FPGAs, it may be necessary to redo the signal routing on the printed circuit board, which adds further delay and cost. Hence, as ASICs become more complex, the use of FPGAs to prototype an ASIC is becoming more difficult
15 and expensive.

SUMMARY OF THE INVENTION

According to one embodiment of the present invention, the interconnect pin count between
20 programmable logic devices, such as field programmable gate arrays (FPGAs), used in prototyping an application specific integrated circuit (ASIC) is reduced without compromising the prototyping. This reduction reduces the complexity in printed circuit board signal routing.

25 In one embodiment, to prototype an application specific integrated circuit that includes a plurality of blocks, a first block of the application specific integrated circuit is placed in a first programmable logic device. The first block generates a plurality of parallel output signals that are a plurality of input signals for a second block.

30 The second block of the application specific integrated circuit is placed in a second programmable logic device. The first and second blocks are the same as those in the ASIC being prototyped.

A first serial COM wrapper, in the first programmable logic device, is used to convert the plurality of parallel output signals to a serial data stream. A second serial COM wrapper, in the second 5 programmable logic device, is used to convert the serial data stream to the plurality of parallel input signals for the second block.

In one embodiment, the first serial COM wrapper includes a serializer that, in turn, includes at least 10 one serializer unit. For example, the serializer uses a plurality of n serializer units. Each serializer unit in the plurality of n serializer units processes a different set of output signals in the plurality of parallel output signals to create a serial data stream 15 so that a plurality of n serial data streams are created.

In this embodiment, the second serial COM wrapper includes a deserializer unit that, in turn, includes at least one deserializer unit. For the n serializer 20 units, a plurality of n deserializer units is used. Each deserializer unit in the plurality of n deserializer units processes a different serial data stream in the plurality of n serial data streams.

In another embodiment, in a first programmable 25 logic device, e.g., a field programmable gate array, containing a block of an application specific integrated circuit being prototyped, a plurality of output signals are processed using a serial COM wrapper to generate at least one serial data stream. The at 30 least one serial data stream is passed over a serial link to a second serial COM wrapper in a second programmable logic device containing another block of the application specific integrated circuit being prototyped. The use of serial data links in the 35 prototyping reduces the programmable logic device pin count required to support communication between the

ASIC blocks. As noted above, this reduces the complexity of the traces on a printed circuit board. The reduced pin count also makes it easier to implement complex ASIC blocks in a device without having to 5 modify the signal interface because sufficient pins are unavailable to support the signal interface.

Thus, in one embodiment, a structure includes a printed circuit board. A first programmable logic device, e.g., a field programmable gate array, is 10 coupled to the printed circuit board.

The first programmable logic device includes a pin and a block of an application specific integrated circuit being prototyped. The block generates a plurality of output signals. The first programmable 15 logic device also includes a serial COM wrapper coupled to the block to receive the plurality of parallel output signals, and coupled to the pin.

A second programmable logic device is also coupled to the printed circuit board. The second programmable 20 logic device includes another pin and another block of the application specific integrated circuit being prototyped. The second programmable logic device also includes another serial COM wrapper coupled to the another block to provide a plurality of parallel input 25 signals, and coupled to the another pin. A trace on the printed circuit board couples the pin to the another pin.

The serial COM wrapper includes a serializer that in turn includes at least one serializer unit. In one 30 embodiment the serializer includes a plurality of serializer units. Each serializer unit is coupled to receive a different set of output signals in the plurality of output signals.

The another serial COM wrapper includes a deserializer that in turn includes at least one deserializer unit. In one embodiment, the deserializer 35

unit includes a plurality of deserializer units. Each deserializer unit is coupled to receive a different serial data stream.

5

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram of an application specific integrated circuit (ASIC).

10 Fig. 2 is a block diagram of a prototype of an ASIC according to one embodiment of the present invention.

Fig. 3 is a more detail block diagram of a portion of a prototype of an ASIC according to one embodiment of the present invention.

15 Fig. 4 is a schematic of a serializer unit that can be used in Figs. 2 and 3 according to one embodiment of the present invention.

Fig. 5 is a signal-timing diagram for the serializer unit of Fig. 4 according to one embodiment 20 of the present invention.

Fig. 6 is a schematic of a deserializer unit that can be used in Figs. 2 and 3 according to one embodiment of the present invention.

25 Fig. 7 is a signal-timing diagram for the serializer unit of Fig. 4 and the deserializer unit of Fig. 6 according to one embodiment of the present invention.

30 In the following description, the first digit of reference numeral is the figure number of the figure in which the element having that reference numeral first appeared. Elements with the same reference numeral are the same or equivalent elements.

DETAILED DESCRIPTION

According to one embodiment of the present invention, the interconnect pin count between field programmable gate arrays (FPGAs) used in prototyping an application specific integrated circuit (ASIC) is reduced without compromising the prototyping. The reduction in interface pin count reduces the complexity in printed circuit board signal routing, and eliminates the need to redo the printed circuit board signal routing if a logic error in programming a FPGA requires a change to the signal interface. As explained more completely below, such problems are handled within the FPGA and so do not affect the printed circuit board signal routing. Herein, a FPGA is an example of a programmable logic device, and is not intended to limit the invention to only implementations using FPGAs.

The reduction in interface pin count is achieved by adding a wrapper to FPGAs used in the ASIC prototyping. As used herein, a wrapper is used to denote an extra layer of logic on top of the core logic, which is, for example, a block of the ASIC.

Fig. 2 is a block diagram of a system 200 that is used to prototype ASIC 100. Block A 110 is programmed in a first FPGA 210, e.g., placed in first FPGA 210. Block B 120 is programmed in a second FPGA 220. Block C 130 and communication block 140 are programmed in a third FPGA 230. Those of skill in the art know methods for programming programmable logic devices, and in particular FPGAs.

One advantage of this method is readily apparent. ASIC blocks 110, 120, and 130 remain untouched irrespective of the pin counts of FPGAs 210, 220, and 230, respectively. Blocks 110, 120, and 130 are identical between ASIC and FPGA implementations. However, as explained more completely below, serial COM wrappers are used to couple ASIC blocks that are

prototyped in different FPGAs. The serial COM wrappers introduce signal delays in addition to the normal signal delays associated with the ASIC design being prototyped. The ASIC design is assumed such that the 5 ASIC design is able to accommodate the extra signal delays introduced by the serial COM wrappers. For ASIC designs that cannot accommodate the extra signal delays, the novel prototyping method of this invention should not be used.

10 More specifically, block A 110 and communication block 140 communicate via two interconnected wrappers 215 and 235, which are, in this example, serial COM wrappers 215 and 235. Similarly, block B 120 and communication block 140 communicate via 15 two interconnected wrappers 225 and 245, which are, in this example, serial COM wrappers 225 and 245.

Hence, the interconnects, on printed circuit board 240 between FPGA 210 and FPGA 230, which are used to carry signals between block A 110 and communication 20 block 140, are serial links as are the interconnects, on printed circuit board 240 between FPGA 220 and FPGA 230, which are used to carry signals between block B 120 and communication block 140. The use of serial links reduces the FPGA interconnect pin count.

25 The protocol used for interconnecting two serial COM wrappers is flexible, because the protocol is a private interface. The protocol is optimized for different designs of printed circuit board 240 and for different FPGA pin count restraints.

30 In this embodiment, each serial COM wrapper includes a transmit serializer and a receive deserializer, e.g., serializer 331 (Fig. 3) and deserializer 342 of serial COM wrapper 215 and serializer 332 and deserializer 341 of serial COM 35 wrapper 235. Each serializer includes at least one serializer unit. The serializer unit receives a

defined number of parallel data bits as parallel input signals and converts the parallel input signals to an output serial data bit stream. The defined number of parallel data bits mainly depends on (i) the maximum 5 transmission frequency on a printed circuit board serial link without signal integrity issues and (ii) the constraints imposed by the FPGA pin count.

The serializer unit does not need to understand the parallel communication protocol inside the ASIC 10 being prototyped. The serializer unit simply groups the defined number of parallel data bits and serializes that defined number of parallel data bits.

Each deserializer includes at least one 15 deserializer unit. The deserializer unit receives the serial data bit stream and converts each set of the defined number of serial data bits to a parallel format.

Pairs of a serializer unit and a deserializer unit 20 are bundled to form a wider serial data link as needed to support the bandwidth requirements. Fig. 3 has a serializer 331, 341 with n serializer units and a deserializer 332, 442 with n deserializer units.

Each serializer unit is coupled to the ASIC block 25 to receive a different set of parallel data signals in a plurality of parallel output data signals. Each serializer unit is also coupled to a different pin of the FPGA, containing the ASIC block and the serializer unit, to provide a serial data stream.

Each deserializer unit is coupled to the ASIC 30 block to provide a different set of parallel data input signals in a plurality of input parallel data signals. Each deserializer unit is also coupled to a different pin of the FPGA, containing the ASIC block and the deserializer unit, to receive a serial data stream.

35 A pin coupled to a serializer unit in one FPGA is coupled to another pin of another FPGA that in turn is

coupled to a deserializer unit in the another FPGA. The pin and the another pin are coupled by a serial link that in one embodiment is a trace on the printed circuit board.

5 For a clock forwarding technique, the serial data, a clock, and a frame signal are forwarded from the serializer to the deserializer. To further increase the data transfer rate across the serial link, the serial data is transmitted on both edges of the clock,
10 the so-called double data rate (DDR) signaling.

Fig. 4 is an example of a serializer unit 400. In this example, system 200 has a core clock signal **CLK** (Figs. 5 and 7) that clocks core transmit data **CORE_TXD** (Figs. 4, 5 and 7). In this example, the defined
15 number of data bits is six.

The lines carrying the even-numbered bits [0], [2], and [4] are each connected to a different input terminal of a first multiplexer 401. The lines carrying the odd-numbered bits [1], [3], and [5] are
20 each connected to a different input terminal of a second multiplexer 402.

A signal on select line **Select** to multiplexer 401 and multiplexer 402 determines which data bits are passed through the two multiplexers. In this
25 embodiment, the select signal selects the bits in ascending order and after the highest numbered data bit has been selected starts over with the lowest numbered data bit in the next six bits of data.

An output line of multiplexer 401 is connected to
30 an input terminal of a first register 403. A clock terminal of register 403 is a connect to a clock line **CLK3x** (Figs. 5 and 7) that supplies a clock that has a frequency three times (the predefined number of bits divided by two) the frequency of core clock
35 signal **CLK**.

An output line of multiplexer 402 is connected to an input terminal of a second register 404. A clock terminal of register 404 is connected to a clock line **CLK3x** that supplies the clock that has a frequency three times (the predefined number of bits divided by two) the frequency of core clock signal **CLK**.

5 A transmit even data line **td_even** connects the output terminal of register 403 to a first input terminal D1 of a double data rate register 411 in a 10 FPGA I/O buffer 410. Fig. 7 provides a signal trace for transmit even data line **td_even**. A transmit odd data line **td_odd** connects the output terminal of register 404 to a second input terminal D2 of double 15 data rate register 411. Fig. 7 provides a signal trace for transmit even data line **td_odd**. The clock terminal of double data rate register 411 is connected to clock line **CLK3x**.

20 A data output terminal of double data rate register 411 is connected to an input terminal of buffer 412 that in turn drives a transmit data line **TXDATA**. A frame signal output terminal of double data rate register 411 is connected to a transmit frame line **TXFRAME**.

25 Figs. 5 and 7 include a timing diagram for the double data rate signal on transmit data line **TXDATA** that is connected to one of the serial links between serializer 331 and deserializer 332. In Fig. 5, clock signal **CLK3x** has a frequency three times the frequency of core clock signal **CLK**. Herein, for convenience, the 30 same reference numeral is used for a line and the signal on that line. For serializer unit 400, the data on line **CORE_TXD** are grouped in a set of six lines, e.g., a first set **D0[5:0]**, a second set **D1[5:0]**, a third set **D2[5:0]**, etc.

35 The serial data (Figs. 5 and 7) on line **TXDATA** is identified by the particular bit in the data set, e.g.

D0[0], D0[1], D0[2], etc. Thus, six bits of data from the ASIC block are multiplexed and retimed in the three times the core clock frequency domain. The retimed signals are fed to the double date rate register 411.

5 The frame signal on line **TXFRAME** is sent to the receiver along with the high-speed data from line **TXDATA** for synchronization purposes. The number of serializer units that can be bundled together to form a serializer is not limited because all the 10 serializer units use the same transmission clock.

Fig. 6 is a more detailed diagram of one embodiment of a deserializer unit, sometimes called a receiver unit, according to one embodiment of the present invention. In this example, deserializer 15 unit 600 receives a received frame signal **RXFRAME** (Fig. 7) on line **RXFRAME**. (Herein, a signal having a particular reference numeral is carried on a line having the same reference numeral. Accordingly, when a signal is described those of skill in the art 20 understand that that signal is carried on a corresponding line with the same reference numeral.)

Received frame signal **RXFRAME** corresponds to a transmitted frame signal **TXFRAME**. Deserializer unit 600 also receives a data signal **RXDATA** (Fig. 7) 25 that corresponds to transmitted data signal **TXDATA** that was described above.

A received clock line (not shown) receives a clock signal **RXCLK3x** (Fig. 7) that is associated with clock signal **CLK3x** that has a frequency three times (the 30 predefined number of bits divided by two) the frequency of core clock signal **CLK** (See Fig. 7 also). In this example, it is assumed that there is no clock skew caused by the traces on the printed circuit board. Consequently, received clock signal **RXCLK3x** and 35 received data signal **RXDATA** are perfectly lined up at receiver 600.

However, receiver 600 needs to sample the data in the middle of the data "eyes." Accordingly, received clock signal **RXCLK3x** is phase shifted by 90° to create a ninety-degree phase shifted clock **RXCLK3x90** (Fig. 7).

5 Ninety-degree phase shifted clock **RXCLK3x90** (Fig. 6) is applied to a clock terminal of a first dual data rate register 610 in an input/output block of the FPGA. Clock **RXCLK3x90** is applied to a clock terminal of a first register 611 in dual data rate register 610 and to an inverter on a clock terminal of a second register 612 in dual data rate register 610.

10 Received data signal **RXDATA** (Fig. 6) is applied to an input terminal of register 610 and to an input terminal of register 611. A received data odd signal **rd_odd** (Figs. 6 and 7) from the output terminal of register 611 is applied to an input terminal of an odd retiming register 621. A received data even signal **rd_even** (Figs. 6 and 7) from the output terminal of register 612 is applied to an input terminal of an even retiming register 622. Ninety-degree phase shifted clock **RXCLK3x90** also is applied to a clock terminal of register 621 and to an inverter on a clock terminal of register 622.

15 A signal **rd_odd_d** (Figs. 6 and 7) from the output terminal of register 621 is applied to an input terminal of each of a plurality of six registers 631 to 636. Ninety-degree phase shifted clock **RXCLK3x90** also is applied to a clock terminal of each of the plurality of registers 631 and 636.

20 Each of the plurality of registers 631 to 636 has a clock enable terminal EN. Clock enable terminal EN of register 631 and clock enable terminal EN of register 634 receive a receive buffer enable signal **rxbuf_en_1** (Figs. 6 and 7). Clock enable terminal EN of register 632 and clock enable terminal EN of register 635 receive a receive buffer

enable signal **rxbuf_en_3** (Fig. 6). Clock enable terminal EN of register 633 and clock enable terminal EN of register 636 receive a receive buffer enable signal **rxbuf_en_5** (Fig. 6).

5 A signal **rd_even_d** (Figs. 6 and 7) from the output terminal of register 622 is applied to an input terminal of each of a plurality of six registers 641 to 646. Ninety-degree phase shifted clock **RXCLK3x90** also is applied to an inverter on a clock terminal of 10 each of the plurality of registers 641 and 646.

15 Each of the plurality of registers 641 to 646 has a clock enable terminal EN. Clock enable terminal EN of register 641 and clock enable terminal EN of register 644 receive a receive buffer enable signal **rxbuf_en_0** (Figs. 6 and 7). Clock enable terminal EN of register 642 and clock enable terminal EN of register 645 receive a receive buffer enable signal **rxbuf_en_2** (Fig. 6). Clock enable terminal EN of register 643 and clock enable terminal EN of 20 register 646 receive a receive buffer enable signal **rxbuf_en_4** (Fig. 6).

25 Output signal **rx_buf0_1** (Figs. 6 and 7) from register 631 is applied to a first input terminal of element 690. Output signal **rx_buf0_3** (Figs. 6 and 7) from register 632 is applied to a second input terminal of element 690. Output signal **rx_buf0_5** (Figs. 6 and 7) from register 633 is applied to a third input terminal of element 690.

30 In one embodiment, element 690 includes a multiplexer with twelve input terminals. The multiplexer passes the signals on a selected set of input terminals to a six-bit register set of element 690 that in turn is connected to line **CORE_RXD** that includes six lines.

35 Output signal **rx_buf1_1** (Figs. 6 and 7) from register 634 is applied to a fourth input terminal of

element 690. Output signal **rx_buf1_3** (Figs. 6 and 7) from register 635 is applied to a fifth input terminal of element 690. Output signal **rx_buf1_5** (Figs. 6 and 7) from register 636 is applied to a sixth input terminal of element 690.

5 Output signal **rx_buf0_0** (Figs. 6 and 7) from register 641 is applied to a seventh input terminal of element 690. Output signal **rx_buf0_2** (Figs. 6 and 7) from register 642 is applied to an eight input terminal of element 690. Output signal **rx_buf0_4** (Figs. 6 and 7) from register 643 is applied to a ninth input terminal of element 690

10 Output signal **rx_buf1_0** (Figs. 6 and 7) from register 644 is applied to a tenth input terminal of element 690. Output signal **rx_buf1_2** (Figs. 6 and 7) from register 645 is applied to an eleventh input terminal of element 690. Output signal **rx_buf1_4** (Figs. 6 and 7) from register 646 is applied to a twelfth input terminal of element 690. Core clock 15 signal **CLK** is applied to a clock terminal of element 690.

20 Ninety-degree phase shifted clock **RXCLK3x90** is applied to a clock terminal of a second dual data rate register 650 in an input/output block of the FPGA. 25 Clock **RXCLK3x90** is applied to a clock terminal of a first register 651 in dual data rate register 650 and to an inverter on a clock terminal of a second register 652 in dual data rate register 650. Clock **RXCLK3x90** also is applied to a clock terminal of 30 a register 661, to a clock terminal of a register 662, to a clock terminal of a register 663, to a clock terminal of a register 664, to a clock terminal of a register 665, and to a clock terminal of a register 666.

35 Received frame signal **RXFRAME** (Figs. 6 and 7) is applied to an input terminal of register 650 and to an

input terminal of register 651. A received frame even signal **rframe_even** (Figs. 6 and 7) from the output terminal of register 651 is applied to an input terminal of a register 661. A received frame odd signal **rframe_odd** (Figs. 6 and 7) from the output terminal of register 652 is applied to an input terminal of a register 662.

5 Signal **rx_buf_en_1** (Figs. 6 and 7) is supplied from the output terminal of register 661 and is applied to an input terminal of a register 663.

10 Signal **rx_buf_en_3** (Fig. 6) is supplied from the output terminal of register 663 and is applied to an input terminal of a register 665. Signal **rx_buf_en_5** (Fig. 6) is supplied from the output terminal of

15 register 665.

Signal **rx_buf_en_0** (Figs. 6 and 7) is supplied from the output terminal of register 662 and is applied to an input terminal of a register 664.

20 Signal **rx_buf_en_2** (Fig. 6) is supplied from the output terminal of register 664 and is applied to an input terminal of a register 666. Signal **rx_buf_en_4** (Fig. 6) is supplied from the output terminal of

register 665.

Fig. 7 is a timing diagram of deserializer unit 600 and serializer unit 400. Ninety-degree phase shifted clock **RXCLK3x90** is used to clock data in received data signal **RXDATA** into double data rate register 610, and to clock data in received frame signal **RXFRAME** into double data rate register 650. Two bits of data, e.g., bits D0[0] and D0[1], are captured per clock, one from a positive edge of ninety-degree phase shifted clock **RXCLK3x90** and one from a negative edge of ninety-degree phase shifted clock **RXCLK3x90**. The two bits of captured data on lines **rd_even** and 35 **rd_odd** are timed using positive and negative edges. The negative edge retimed data is then registered again

on the next negative edge of clock **RXCLK3x90**, along with previously positive edge triggered data. Clock **CLK** is used to demultiplex these two bits onto lines in six lines of data **CORE_RXD**.

5 The number of deserializer units 600 that can be bundled together depends on the skew control on the printed circuit board. All received serial data streams that are bundled together should have matched trace lengths on the printed circuit board.

10 The serial COM wrappers introduce an extra signal delay. To compensate for this extra signal delay, the ASIC block design accommodates this extra signal delay when interfacing other ASIC blocks. To avoid touching the internal logic in the ASIC blocks, in one
15 embodiment, the ASIC block design is configurable or programmable to handle variable signal delays in either the prototyping or ASIC environment.

20 Subject to the limitations described above, the partitioning method is scalable based on the particular prototyping environment. Multiple pairs of serializer and deserializer units can be bundled together to form wider serial links if more ASIC signals need to be sent across PCB traces from one FPGA to another FPGA.

25 This disclosure provides exemplary embodiments of the present invention. The scope of the present invention is not limited by these exemplary embodiments. Numerous variations, whether explicitly provided for by the specification or implied by the specification, may be implemented by one of skill in
30 the art in view of this disclosure.